View SAA7128AH_4887181.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet product speci?cation supersedes data of 2002 oct 15 2003 dec 09 integrated circuits SAA7128AH; saa7129ah digital video encoder
2003 dec 09 2 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah contents 1 features 2 general description 3 ordering information 4 quick reference data 5 block diagram 6 pinning 7 functional description 7.1 versatile fader 7.2 data manager 7.3 encoder 7.4 rgb processor 7.5 secam processor 7.6 output interface/dacs 7.7 synchronization 7.8 clock 7.9 i 2 c-bus interface 7.10 input levels and formats 7.11 bit allocation map 7.12 i 2 c-bus format 7.13 slave receiver 7.14 slave transmitter 8 limiting values 9 characteristics 9.1 explanation of rtci data bits 9.2 teletext timing 10 application information 10.1 digital output signals 11 package outline 12 soldering 12.1 introduction to soldering surface mount packages 12.2 reflow soldering 12.3 wave soldering 12.4 manual soldering 12.5 suitability of surface mount ic packages for wave and reflow soldering methods 13 revision history 14 data sheet status 15 definitions 16 disclaimers 17 purchase of philips i 2 c components
2003 dec 09 3 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 1 features monolithic cmos 3.3 v device, 5 v i 2 c-bus optional digital pal/ntsc/secam encoder system pixel frequency 13.5 mhz 54 mhz double-speed multiplexed d1 interface capable of splitting data into two separate channels (encoded and baseband) three digital-to-analog converters (dacs) for cvbs (csync), vbs (cvbs) and c (cvbs) two times oversampled with 10-bit resolution (signals in brackets optional) three dacs for red (c r ), green (y) and blue (c b ) two times oversampled with 9-bit resolution (signals in brackets optional) alternatively, an advanced composite sync is available on the cvbs output for rgb display centring real-time control of subcarrier cross-colour reduction filter closed captioning encoding and world standard teletext (wst) and north-american broadcast text system (nabts) teletext encoding including sequencer and filter copy generation management system (cgms) encoding (cgms described by standard cpr-1204 of eiaj); 20 bits in lines 20/283 (ntsc) can be loaded via i 2 c-bus fast i 2 c-bus control port (400 khz) line 23 wide screen signalling (wss) encoding video programming system (vps) data encoding in line 16 (50/625 lines counting) encoder can be master or slave programmable horizontal and vertical input synchronization phase programmable horizontal sync output phase internal colour bar generator (cbg) macrovision ? (1) pay-per-view copy protection system rev. 7.01 and rev. 6.1 as option; this applies to SAA7128AH only. the device is protected by usa patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. use of the macrovision anti-copy process in the device is licensed for non-commercial home use only. reverse engineering or disassembly is prohibited. please contact your nearest philips semiconductors sales office for more information controlled rise/fall times of output syncs and blanking on-chip crystal oscillator (3rd-harmonic or fundamental crystal) down mode (low output voltage) or power-save mode of dacs qfp44 package. 2 general description the SAA7128AH; saa7129ah encodes digital c b -y-c r video data to an ntsc, pal or secam cvbs or s-video signal. simultaneously, rgb or bypassed but interpolated c b -y-c r signals are available via three additional dacs. through a 54 mhz multiplexed digital d1 input port, the circuit accepts two itu-r bt.656 compatible c b -y-c r data streams with 720 active pixels per line in 4:2:2 multiplexed formats. for example, mpeg decoded data with overlay and mpeg decoded data without overlay, where one data stream is latched at the rising, the other one is latched at the falling clock edge. it includes a sync/clock generator and on-chip dacs. (1) macrovision ? is a trademark of the macrovision corporation. 3 ordering information type number package name description version SAA7128AH qfp44 plastic quad ?at package; 44 leads (lead length 1.3 mm); body 10 10 1.75 mm sot307-2 saa7129ah
2003 dec 09 4 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 4 quick reference data symbol parameter min. typ. max. unit v dda analog supply voltage 3.15 3.3 3.45 v v ddd digital supply voltage 3.0 3.3 3.6 v i dda analog supply current - 180 190 ma i ddd digital supply current - 40 55 ma v i input signal voltage levels ttl compatible v o(p-p) analog cvbs output signal voltage for a 100 / 100 colour bar at 75/2 w load (peak-to-peak value) - 1.23 - v r l load resistance - 37.5 -w le lf(i) low frequency integral linearity error -- 3 lsb le lf(d) low frequency differential linearity error -- 1 lsb t amb ambient temperature 0 - 70 c
2003 dec 09 5 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader .this text is here in _ white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader.this text is here inthis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader. white to force landscape pages to be ... 5 block diagram a ndbook, full pagewidth mhb981 i 2 c-bus interface sync/clock 21 41 scl 42 sda 40 sa 9 to 16 mp7 to mp0 44 ttx d y c a v dda3 36 v dda1 28 v dda2 25 clock and timing 35 xtali 34 xtalo 7 rcv1 8 rcv2 43 ttxrq 37 xclk 4 llc1 19 rtci cvbs (csync) 30 vbs (cvbs) 27 c (cvbs) 24 output interface encoder y c b -c r fader v ssa 33 i 2 c-bus control 3 ap 2 sp 39 v ddd3 20 n.c. 17 v ddd2 6 v ddd1 38 v ssd3 18 v ssd2 5 v ssd1 mp a mp b mp pos mp neg mp vp switch i 2 c-bus control i 2 c-bus control i 2 c-bus control i 2 c-bus control i 2 c-bus control i 2 c-bus control reset d y c b -c r a red 23 green 26 blue 29 rgb processor SAA7128AH saa7129ah dump2 22 rset 31 dump1 32 fig.1 block diagram.
2003 dec 09 6 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 6 pinning symbol pin type description res 1 - reserved pin; do not connect sp 2 i test pin; connected to digital ground for normal operation ap 3 i test pin; connected to digital ground for normal operation llc1 4 i line-locked clock input; this is the 27 mhz master clock v ssd1 5 supply digital ground 1 v ddd1 6 supply digital supply voltage 1 rcv1 7 i/o raster control 1 for video port; this pin receives/provides a vs/fs/fseq signal rcv2 8 i/o raster control 2 for video port; this pin provides an hs pulse of programmable length or receives an hs pulse mp7 9 i double-speed 54 mhz mpeg port; it is an input for itu-r bt.656 style multiplexed c b -y-c r data; data is sampled on the rising and falling clock edge; data sampled on the rising edge is then sent to the encoding part of the device; data sampled on the falling edge is sent to the rgb part of the device (or vice versa, depending on programming) mp6 10 i mp5 11 i mp4 12 i mp3 13 i mp2 14 i mp1 15 i mp0 16 i v ddd2 17 supply digital supply voltage 2 v ssd2 18 supply digital ground 2 rtci 19 i real-time control input; if the llc1 clock is provided by an saa7111 or saa7151b, rtci should be connected to the rtco pin of the respective decoder to improve the signal quality n.c. 20 - not connected sa 21 i select i 2 c-bus address; low selects slave address 88h, high selects slave address 8ch dump2 22 o current return path 2 for dac red 23 o analog output of red (c r ) signal c 24 o analog output of chrominance (cvbs) signal v dda2 25 supply analog supply voltage 2 for analog outputs green 26 o analog output of green (y) signal vbs 27 o analog output of vbs (cvbs) signal v dda1 28 supply analog supply voltage 1 for analog outputs blue 29 o analog output of blue (c b ) signal cvbs 30 o analog output of cvbs (csync) signal rset 31 o a resistor of 1 k w (r out =37k w ) connected to v ssa sets the full-scale dac current dump1 32 o current return path 1 for dac v ssa 33 supply analog ground for the dac reference ladder and the oscillator xtalo 34 o crystal oscillator output xtali 35 i crystal oscillator input; if the oscillator is not used, this pin should be connected to ground v dda3 36 supply analog supply voltage 3 for the dac reference ladder and the oscillator
2003 dec 09 7 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah xclk 37 o clock output of the crystal oscillator v ssd3 38 supply digital ground 3 v ddd3 39 supply digital supply voltage 3 reset 40 i reset input, active low. after reset is applied, all digital i/os are in input mode; pal black burst on cvbs, vbs and c; rgb outputs set to lowest voltage. the i 2 c-bus receiver waits for the start condition. scl 41 i i 2 c-bus serial clock input sda 42 i/o i 2 c-bus serial data input/output ttxrq 43 o teletext request output, indicating when text bits are requested ttx 44 i teletext bit stream input symbol pin type description handbook, full pagewidth 1 2 3 4 5 6 7 8 9 10 11 33 32 31 30 29 28 27 26 25 24 23 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 SAA7128AH saa7129ah mhb979 v ssa dump1 rset cvbs v dda1 vbs green v dda2 c red res sp ap llc1 v ssd1 v ddd1 rcv2 mp7 mp5 blue ttxrq sda scl v ddd3 v ssd3 v dda3 xtali xtalo ttx xclk mp3 mp2 mp1 mp0 v ddd2 v ssd2 n.c. sa dump2 mp4 rtci rcv1 mp6 reset fig.2 pin configuration.
2003 dec 09 8 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7 functional description the digital video encoder encodes digital luminance and colour difference signals into analog cvbs, s-video and simultaneously rgb or c r -y-c b signals. ntsc-m, pal-b/g, secam and sub-standards are supported. both interlaced and non-interlaced operation is possible for all standards. the basic encoder function consists of subcarrier generation, colour modulation and insertion of synchronization signals. luminance and chrominance signals are filtered in accordance with the standard requirements of rs-170-a and itu-r bt.470-3 . for ease of analog post filtering, the signals are twice oversampled with respect to the pixel clock before digital-to-analog conversion. the total filter transfer characteristics are illustrated in figs 8 to 13. the dacs for y, c and cvbs are realized with full 10-bit resolution; 9-bit resolution for rgb output. the c r -y-c b to rgb dematrix can be bypassed optionally in order to provide the upsampled c r -y-c b input signals. the 8-bit multiplexed c b -y-c r formats are itu-r bt.656 (d1 format) compatible, but the sav and eav codes can be decoded optionally, when the device is operated in slave mode. two independent data streams can be processed, one latched by the rising edge of llc1, the other latched by the falling edge of llc1. the purpose of that is e.g. to forward one of the data streams containing both video and on-screen display (osd) information to the rgb outputs, and the other stream containing video only to the encoded outputs cvbs and s-video. for optimum display of rgb signals through a euro-connector tv set, an early composite sync pulse (up to 31 llc1 clock periods) can be provided on the cvbs output. as a further alternative, the vbs and c outputs may provide a second and third cvbs signal. it is also possible to connect a philips digital video decoder of the saa711x family to the SAA7128AH; saa7129ah. via the rtci pin, connected to rtco of a decoder, information concerning actual subcarrier, pal-id and definite subcarrier phase can be inserted. the device synthesizes all necessary internal signals, colour subcarrier frequency and synchronization signals from that clock. wide screen signalling data can be loaded via the i 2 c-bus and is inserted into line 23 for standards using 50 hz field rate. vps data for program dependent automatic start and stop of such featured vcrs is loadable via i 2 c-bus. the ic also contains closed caption and extended data services encoding (line 21), and supports anti-taping signal generation in accordance with macrovision. it is also possible to load data for copy generation management system into line 20 of every field (525/60 line counting). a number of possibilities are provided for setting different video parameters, such as: black and blanking level control colour subcarrier frequency variable burst amplitude, etc. during reset ( reset = low) and after reset is released, all digital i/o stages are set to input mode and the encoder is set to pal mode and outputs a black burst signal on cvbs and s-video outputs, while rgb outputs are set to their lowest output voltages. a reset forces the i 2 c-bus interface to abort any running bus transfer. 7.1 versatile fader important note: whenever the fader is activated with the symp bit set to a logic 1 (enabling the detection of embedded start of active video (sav) and end of active video (eav)), codes 00h and ffh are not allowed within the actual video data (as prescribed by itu-r bt. 656, anyway). if sav (00h) has been detected, the fader automatically passes 100% of the respective signal until sav will be detected. within the digital video encoder, two data streams can be faded against each other; these data streams can be input to the double speed mpeg port, which is able to separate two independent 27 mhz data streams mp a and mp b via a cross switch controlled by edge1 and edge2. handbook, halfpage mhb574 mp a mp b mp pos mp neg edge1 = 0 edge1 = 1 edge2 = 1 edge2 = 0 fig.3 cross switch.
2003 dec 09 9 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7.1.1 c onfiguration examples figures 4 to 7 show examples on how to configure the fader between the input ports and the outputs, separated into the composite (and s-video) encoder and the rgb encoder. 7.1.1.1 con?guration 1 input mp a can be faded into mp b . the resulting output of the fader is then encoded simultaneously to composite (and s-video) and rgb output (rgbin = encin = 1). in this example, either mp a or mp b could be an overlay (menu) signal to be faded smoothly in and out. 7.1.1.2 con?guration 2 input mp a can be faded into mp b . the resulting output of the fader is then encoded to rgb output, while the signal coming from mp b is fed directly to composite (and s-video) output (rgbin = 1, encin = 0). also in this example, either mp a or mp b could be an overlay (menu) signal to be faded smoothly in and out, whereas the overlay appears only in the rgb output connected to the tv set. 7.1.1.3 con?guration 3 input mp b is passed directly to the rgb output, assuming e.g. it contains video including overlay. mp a is equivalently passed through the inactive fader to the composite (and s-video) output, assuming e.g. it contains video excluding overlay (rgbin = 0, encin = 1). 7.1.1.4 con?guration 4 only mp b input is in use; its signal appears both composite (and s-video) and rgb encoded (rgbin = encin = 0). mhb575 encoder path rgb path fader output mp a mp b mp e.g. video recorder e.g. tv vp fig.4 configuration 1. mhb576 encoder path rgb path fader output mp a mp b mp e.g. tv vp e.g. video recorder fig.5 configuration 2. mhb577 encoder path rgb path fader bypass mp a mp b e.g. tv e.g. video recorder fig.6 configuration 3. handbook, halfpage mhb578 encoder path rgb path mp a mp b e.g. video recorder e.g. tv fig.7 configuration 4.
2003 dec 09 10 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7.1.2 p arameters of the fader basically, there are three independent fade factors available, allowing for the equation: where x = 1, 2 or 3 factor fade1 is effective, when a colour in the data stream fed to the mpeg port fader input is recognized as being between key1l and key1u. that means, the colour is not identified by a single numeric value, but an upper and lower threshold in which a 24-bit yuv colour space can be defined. fade1 = 00h results in 100% signal at the mpeg port fader input and 0% signal at the fader video port input. variation of 63 steps is possible up to fade1 = 3fh, resulting in 0% signal at the mpeg port fader input and 100% signal at the fader video port input. factor fade2 is effective, when a colour in the data stream fed to the mpeg port fader input is recognized as being between key2l and key2u. fade2 is to be seen in conjunction with a colour that is defined by a 24-bit internal colour look-up table (clut). fade2 = 00h results in 100% of the internally defined lut colour and 0% signal at the fader video port input. variation of 63 steps is possible up to fade2 = 3fh, resulting in 0% of the internally defined lut colour and 100% signal at the fader video port input. finally, factor fade3 is effective when a colour in the data stream fed to the mpeg port fader input is recognized as neither being between key1l and key1u nor being between key2l and key2h. fade3 = 00h results in 100% signal at the mpeg port fader input and 0% signal at the fader video port input. variation of 63 steps is possible up to fade3 = 3fh, resulting in 0% signal at the mpeg port fader input and 100% signal at the fader video port input. optionally, all upper and lower thresholds can be ignored, enabling to fade signals only against the lut colour. if bit cfadm is set high, all data at the mpeg port fader are faded against the lut colour, if bit cfadv is set high, all data at the video port fader are faded against the lut colour. 7.2 data manager in the data manager, alternatively to the external video data, a pre-defined colour look-up table located in this block can be read out in a pre-defined sequence (8 steps per active video line), achieving a colour bar test pattern generator without the need for an external data source. 7.3 encoder 7.3.1 v ideo path the encoder generates out of y, u and v baseband signals luminance and colour subcarrier output signals, suitable for use as cvbs or separate y and c signals. luminance is modified in gain and in offset (latter programmable in a certain range to enable different black level set-ups). a blanking level can be set after insertion of a fixed synchronization pulse tip level in accordance with standard composite synchronization schemes. other manipulations used for the macrovision anti-taping process such as additional insertion of agc super-white pulses (programmable in height) are supported by the SAA7128AH only. in order to enable easy analog post filtering, luminance is interpolated from a 13.5 mhz data rate to a 27 mhz data rate, providing luminance in 10-bit resolution. the transfer characteristics of the luminance interpolation filter are illustrated in figs 10 and 11. appropriate transients at start/end of active video and for synchronization pulses are ensured. chrominance is modified in gain (programmable separately for u and v), standard dependent burst is inserted, before baseband colour signals are interpolated from a 6.75 mhz data rate to a 27 mhz data rate. one of the interpolation stages can be bypassed, thus providing a higher colour bandwidth, which can be made use of for y and c output. the transfer characteristics of the chrominance interpolation filter are illustrated in figs 8 and 9. the amplitude, beginning and ending of the inserted burst, is programmable in a certain range that is suitable for standard signals and for special effects. behind the succeeding quadrature modulator, colour in a 10-bit resolution is provided on the subcarrier. the numeric ratio between y and c outputs is in accordance with the respective standards. output fadex ln1 () 1 fadex C () ln2 [] + =
2003 dec 09 11 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7.3.2 t eletext insertion and encoding pin ttx receives a wst or nabts teletext bitstream sampled at the llc clock. two protocols are provided: at each rising edge of output signal (ttxrq) a single teletext bit has to be provided after a programmable delay at input pin ttx the signal ttxrq performs only a single low-to-high transition and remains at high level for 360, 296 or 288 teletext bits, depending on the chosen standard. phase variant interpolation is achieved on this bitstream in the internal teletext encoder, providing sufficient small phase jitter on the output text lines. ttxrq provides a fully programmable request signal to the teletext source, indicating the insertion period of bitstream at lines which are selectable independently for both fields. the internal insertion window for text is set to 360 (pal-wst), 296 (ntsc-wst) or 288 (nabts) teletext bits including clock run-in bits. the protocol and timing are illustrated in fig.23. 7.3.3 v ideo p rogramming s ystem (vps) encoding five bytes of vps information can be loaded via the i 2 c-bus and will be encoded in the appropriate format into line 16. 7.3.4 c losed caption encoder using this circuit, data in accordance with the specification of closed caption or extended data service, delivered by the control interface, can be encoded (line 21). two dedicated pairs of bytes (two bytes per field), each pair preceded by run-in clocks and framing code, are possible. the actual line number where data is to be encoded in, can be modified in a certain range. the data clock frequency is in accordance with the definition for ntsc-m standard 32 times horizontal line frequency. data low at the output of the dacs corresponds to 0 ire, data high at the output of the dacs corresponds to approximately 50 ire. it is also possible to encode closed caption data for 50 hz field frequencies at 32 times horizontal line frequency. 7.3.5 a nti - taping (SAA7128AH only ) for more information contact your nearest philips semiconductors sales office. 7.4 rgb processor this block contains a dematrix in order to produce red, green and blue signals to be fed to a scart plug. before y, c b and c r signals are de-matrixed, individual gain adjustment for y and colour difference signals and 2 times oversampling for luminance and 4 times oversampling for colour difference signals is performed. the transfer curves of luminance and colour difference components of rgb are illustrated in figs 12 and 13. 7.5 secam processor secam specific pre-processing is achieved by a pre-emphasis of colour difference signals (for gain and phase see figs 14 and 15). a baseband frequency modulator with a reference frequency shifted from 4.286 mhz to dc carries out secam modulation in accordance with appropriate standard or optionally wide clipping limits. after the hf pre-emphasis, also applied on a dc reference carrier (anti-cloche filter; see figs 16 and 17), line-by-line sequential carriers with black reference of 4.25 mhz (db) and 4.40625 mhz (dr) are generated using specified values for fsc programming bytes. alternating phase reset in accordance with secam standard is carried out automatically. during vertical blanking, the so-called bottle pulses are not provided. 7.6 output interface/dacs in the output interface, encoded y and c signals are converted from digital-to-analog in a 10-bit resolution. y and c signals are also combined to a 10-bit cvbs signal. the cvbs output occurs with the same processing delay (equal to 82 llc clock periods, measured from mp input to the analog outputs) as the y, c and rgb outputs. absolute amplitude at the input of the dac for cvbs is reduced by 15 16 with respect to y and c dacs to make maximum use of conversion ranges. red, green and blue signals are also converted from digital-to-analog, each providing a 9-bit resolution. outputs of the dacs can be set together via software control to minimum output voltage (approximately 0.2 v dc) for either purpose. alternatively, the buffers can be switched into 3-state output condition; this allows for a wired and configuration with other 3-state outputs and can also be used as a power-save mode.
2003 dec 09 12 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7.7 synchronization the synchronization of the SAA7128AH; saa7129ah is able to operate in two modes; slave mode and master mode. in master mode (see fig.19), the circuit generates all necessary timings in the video signal itself, and it can provide timing signals at the rcv1 and rcv2 ports. in slave mode, it accepts timing information either from the rcv pins or from the embedded timing data of the itu-r bt.656 data stream. for the SAA7128AH; saa7129ah, the only difference between master and slave mode is that it ignores the timing information at its inputs in master mode. thus, if in slave mode, any timing information is missing, the ic will continue running free without a visible effect. but there must not be any additional pulses (with wrong phase) because the circuit will not ignore them. in slave mode (see fig.18), an interface circuit decides, which signal is expected at the rcv1 port and which information is taken from its active slope. the polarity can be chosen. if prcv1 is logic 0, the rising slope will be active. the signal can be: a vertical sync (vs) pulse; the active slope sets the vertical phase an odd/even signal; the active slope sets the vertical phase, the internal field flag to odd and optionally sets the horizontal phase a field sequence (fseq) signal; it marks the first field of the 4 (ntsc), 8 (pal) respectively 12 (secam) field sequences. in addition to the odd/even signal, it also sets the pal phase and optionally defines the subcarrier phase. on the rcv2 port, the ic can provide a horizontal pulse with programmable start and stop phase; this pulse can be inhibited in the vertical blanking period to build up, for example, a composite blanking signal. the horizontal phase can be set via a separate input rcv2. in the event of vs pulses at rcv1, this is mandatory. it is also possible to set the signal path to blank via this input. from the itu-r bt.656 data stream, the SAA7128AH; saa7129ah decodes only the start of the first line in the odd field. all other information is ignored and may miss. if this kind of slave mode is active, the rcv pins may be switched to output mode. in slave mode, the horizontal trigger phase can be programmed to any point in the line, the vertical phase from line 0 to line 15 counted from the first serration pulse in half line steps. whenever synchronization information cannot be derived directly from the inputs, the SAA7128AH; saa7129ah will calculate it from the internal horizontal, vertical and pal phase. this gives good flexibility with respect to external synchronization, but the circuit does not suppress illegal settings. in such an event, the odd/even information may vanish as it does in the non-interlaced modes. in master mode, the line lengths are fixed to 1728 clocks at 50 hz and 1716 clocks at 60 hz. to allow non-interlaced frames, the field lengths can be varied by 0.5 lines. in the event of non-interlace, the SAA7128AH; saa7129ah does not provide odd/even information and the output signal does not contain the pal bruch sequence. at the rcv1 pin the ic can provide: a vertical sync (vs) signal with 2.5 (50 hz) or 3 (60 hz) lines duration an odd/even signal which is low in odd fields a field sequence (fseq) signal which is high in the first field of the 4, 8 respectively 12 field sequences. at the rcv2 pin, there is a horizontal pulse of programmable phase and duration available. this pulse can be suppressed in the programmable inactive part of a field, giving a composite blank signal. the directions and polarities of the rcv ports can be chosen independently. timing references can be found in tables 52 and 60. 7.8 clock the input to llc1 can either be an external clock source or the buffered on-chip clock xclk. the internal crystal oscillator can be run with either a 3rd-harmonic or a fundamental crystal frequency. 7.9 i 2 c-bus interface the i 2 c-bus interface is a standard slave transceiver, supporting 7-bit slave addresses and 400 kbits/s guaranteed transfer rate. it uses 8-bit subaddressing with an auto-increment function. all registers are write and readable, except one read only status byte. the i 2 c-bus slave address is defined as 88h with pin 21 (sa) tied low and as 8ch with pin 21 (sa) tied high.
2003 dec 09 13 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7.10 input levels and formats the SAA7128AH; saa7129ah expects digital y, c b and c r data with levels (digital codes) in accordance with itu-r bt.601 . for c and cvbs outputs, deviating amplitudes of the colour difference signals can be compensated by independent gain control setting, while gain for luminance is set to predefined values, distinguishable for 7.5 ire set-up or without set-up. the rgb, respectively c r -y-c b path features a gain setting individually for luminance (gy) and colour difference signals (gcd). reference levels are measured with a colour bar, 100% white, 100% amplitude and 100% saturation. table 1 itu-r bt.601 signal component levels notes 1. transformation: a) r = y + 1.3707 (c r - 128) b) g = y - 0.3365 (c b - 128) - 0.6982 (c r - 128) c) b = y + 1.7324 (c b - 128). 2. representation of r, g and b (or c r , y and c b ) at the output is 9 bits at 27 mhz. table 2 8-bit multiplexed format (similar to itu-r bt.601 ) colour signals (1) yc b c r r (2) g (2) b (2) white 235 128 128 235 235 235 yellow 210 16 146 235 235 16 cyan 170 166 16 16 235 235 green 145 54 34 16 235 16 magenta 106 202 222 235 16 235 red 81 90 240 235 16 16 blue 41 240 110 16 16 235 black 16 128 128 16 16 16 time bits 01234567 sample c b 0y0c r 0y1c b 2y2c r 2y3 luminance pixel number 0123 colour pixel number 0 2
2003 dec 09 14 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader .this text is here in _ white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader.this text is here inthis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader. white to force landscape pages to be ... 7.11 bit allocation map table 3 slave receiver (slave address 88h) register function subaddr data byte (1) d7 d6 d5 d4 d3 d2 d1 d0 status byte (read only) 00h ver2 ver1 ver0 ccrdo ccrde 0 fseq o_e null 01h to 25h 0 0000000 wide screen signal 26h wss7 wss6 wss5 wss4 wss3 wss2 wss1 wss0 wide screen signal 27h wsson 0 wss13 wss12 wss11 wss10 wss9 wss8 real-time control, burst start 28h deccol decfis bs5 bs4 bs3 bs2 bs1 bs0 burst end 29h 0 0 be5 be4 be3 be2 be1 be0 copy generation 0 2ah cg07 cg06 cg05 cg04 cg03 cg02 cg01 cg00 copy generation 1 2bh cg15 cg14 cg13 cg12 cg11 cg10 cg09 cg08 cg enable, copy generation 2 2ch cgen 0 0 0 cg19 cg18 cg17 cg16 output port control 2dh cvbsen1 cvbsen0 cvbstri ytri ctri rtri gtri btri null 2eh to 37h 0 0000000 gain luminance for rgb 38h 0 0 0 gy4 gy3 gy2 gy1 gy0 gain colour difference for rgb 39h 0 0 0 gcd4 gcd3 gcd2 gcd1 gcd0 input port control 1 3ah cbenb 0 0 symp demoff csync mp2c vp2c key colour 1 lower limit u 42h key1lu7 key1lu6 key1lu5 key1lu4 key1lu3 key1lu2 key1lu1 key1lu0 key colour 1 lower limit v 43h key1lv7 key1lv6 key1lv5 key1lv4 key1lv3 key1lv2 key1lv1 key1lv0 key colour 1 lower limit y 44h key1ly7 key1ly6 key1ly5 key1ly4 key1ly3 key1ly2 key1ly1 key1ly0 key colour 2 lower limit u 45h key2lu7 key2lu6 key2lu5 key2lu4 key2lu3 key2lu2 key2lu1 key2lu0 key colour 2 lower limit v 46h key2lv7 key2lv6 key2lv5 key2lv4 key2lv3 key2lv2 key2lv1 key2lv0 key colour 2 lower limit y 47h key2ly7 key2ly6 key2ly5 key2ly4 key2ly3 key2ly2 key2ly1 key2ly0 key colour 1 upper limit u 48h key1uu7 key1uu6 key1uu5 key1uu4 key1uu3 key1uu2 key1uu1 key1uu0 key colour 1 upper limit v 49h key1uv7 key1uv6 key1uv5 key1uv4 key1uv3 key1uv2 key1uv1 key1uv0 key colour 1 upper limit y 4ah key1uy7 key1uy6 key1uy5 key1uy4 key1uy3 key1uy2 key1uy1 key1uy0 key colour 2 upper limit u 4bh key2uu7 key2uu6 key2uu5 key2uu4 key2uu3 key2uu2 key2uu1 key2uu0 key colour 2 upper limit v 4ch key2uv7 key2uv6 key2uv5 key2uv4 key2uv3 key2uv2 key2uv1 key2uv0 key colour 2 upper limit y 4dh key2uy7 key2uy6 key2uy5 key2uy4 key2uy3 key2uy2 key2uy1 key2uy0 fade factor key colour 1 4eh 0 0 fade15 fade14 fade13 fade12 fade11 fade10 cfade, fade factor key colour 2 4fh cfadem cfadev fade25 fade24 fade23 fade22 fade21 fade20
2003 dec 09 15 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader .this text is here in _ white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader.this text is here inthis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader. white to force landscape pages to be ... fade factor other 50h 0 0 fade35 fade34 fade33 fade32 fade31 fade30 look-up table key colour 2 u 51h lutu7 lutu6 lutu5 lutu4 lutu3 lutu2 lutu1 lutu0 look-up table key colour 2 v 52h lutv7 lutv6 lutv5 lutv4 lutv3 lutv2 lutv1 lutv0 look-up table key colour 2 y 53h luty7 luty6 luty5 luty4 luty3 luty2 luty1 luty0 vps enable, input control 2 54h vpsen 0 encin rgbin delin vpsel edge2 edge1 vps byte 5 55h vps57 vps56 vps55 vps54 vps53 vps52 vps51 vps50 vps byte 11 56h vps117 vps116 vps115 vps114 vps113 vps112 vps111 vps110 vps byte 12 57h vps127 vps126 vps125 vps124 vps123 vps122 vps121 vps120 vps byte 13 58h vps137 vps136 vps135 vps134 vps133 vps132 vps131 vps130 vps byte 14 59h vps147 vps146 vps145 vps144 vps143 vps142 vps141 vps140 chrominance phase 5ah chps7 chps6 chps5 chps4 chps3 chps2 chps1 chps0 gain u 5bh gainu7 gainu6 gainu5 gainu4 gainu3 gainu2 gainu1 gainu0 gain v 5ch gainv7 gainv6 gainv5 gainv4 gainv3 gainv2 gainv1 gainv0 gain u msb, real-time control, black level 5dh gainu8 decoe blckl5 blckl4 blckl3 blckl2 blckl1 blckl0 gain v msb, real-time control, blanking level 5eh gainv8 decph blnnl5 blnnl4 blnnl3 blnnl2 blnnl1 blnnl0 ccr, blanking level vbi 5fh ccrs1 ccrs0 blnvb5 blnvb4 blnvb3 blnvb2 blnvb1 blnvb0 null 60h 0 0000000 standard control 61h downb downa inpi ygs secam scbw pal fise rtc enable, burst amplitude 62h rtce bsta6 bsta5 bsta4 bsta3 bsta2 bsta1 bsta0 subcarrier 0 63h fsc07 fsc06 fsc05 fsc04 fsc03 fsc02 fsc01 fsc00 subcarrier 1 64h fsc15 fsc14 fsc13 fsc12 fsc11 fsc10 fsc09 fsc08 subcarrier 2 65h fsc23 fsc22 fsc21 fsc20 fsc19 fsc18 fsc17 fsc16 subcarrier 3 66h fsc31 fsc30 fsc29 fsc28 fsc27 fsc26 fsc25 fsc24 line 21 odd 0 67h l21o07 l21o06 l21o05 l21o04 l21o03 l21o02 l21o01 l21o00 line 21 odd 1 68h l21o17 l21o16 l21o15 l21o14 l21o13 l21o12 l21o11 l21o10 line 21 even 0 69h l21e07 l21e06 l21e05 l21e04 l21e03 l21e02 l21e01 l21e00 line 21 even 1 6ah l21e17 l21e16 l21e15 l21e14 l21e13 l21e12 l21e11 l21e10 rcv port control 6bh srcv11 srcv10 trcv2 orcv1 prcv1 cblf orcv2 prcv2 trigger control 6ch htrig7 htrig6 htrig5 htrig4 htrig3 htrig2 htrig1 htrig0 register function subaddr data byte (1) d7 d6 d5 d4 d3 d2 d1 d0
2003 dec 09 16 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah this text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader .this text is here in _ white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader.this text is here inthis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the acrobat reader. white to force landscape pages to be ... note 1. all bits labelled 0 are reserved. they must be programmed with logic 0. trigger control 6dh htrig10 htrig9 htrig8 vtrig4 vtrig3 vtrig2 vtrig1 vtrig0 multi control 6eh sblbn blckon phres1 phres0 ldel1 ldel0 flc1 flc0 closed caption, teletext enable 6fh ccen1 ccen0 ttxen sccln4 sccln3 sccln2 sccln1 sccln0 rcv2 output start 70h rcv2s7 rcv2s6 rcv2s5 rcv2s4 rcv2s3 rcv2s2 rcv2s1 rcv2s0 rcv2 output end 71h rcv2e7 rcv2e6 rcv2e5 rcv2e4 rcv2e3 rcv2e2 rcv2e1 rcv2e0 msbs rcv2 output 72h 0 rcv2e10 rcv2e9 rcv2e8 0 rcv2s10 rcv2s9 rcv2s8 ttx request h start 73h ttxhs7 ttxhs6 ttxhs5 ttxhs4 ttxhs3 ttxhs2 ttxhs1 ttxhs0 ttx request h delay 74h ttxhd7 ttxhd6 ttxhd5 ttxhd4 ttxhd3 ttxhd2 ttxhd1 ttxhd0 csync advance, vsync shift 75h csynca4 csynca3 csynca2 csynca1 csynca0 vs_s2 vs_s1 vs_s0 ttx odd request vertical start 76h ttxovs7 ttxovs6 ttxovs5 ttxovs4 ttxovs3 ttxovs2 ttxovs1 ttxovs0 ttx odd request vertical end 77h ttxove7 ttxove6 ttxove5 ttxove4 ttxove3 ttxove2 ttxove1 ttxove0 ttx even request vertical start 78h ttxevs7 ttxevs6 ttxevs5 ttxevs4 ttxevs3 ttxevs2 ttxevs1 ttxevs0 ttx even request vertical end 79h ttxeve7 ttxeve6 ttxeve5 ttxeve4 ttxeve3 ttxeve2 ttxeve1 ttxeve0 first active line 7ah fal7 fal6 fal5 fal4 fal3 fal2 fal1 fal0 last active line 7bh lal7 lal6 lal5 lal4 lal3 lal2 lal1 lal0 ttx mode, msb vertical 7ch ttx60 lal8 ttxo fal8 ttxeve8 ttxove8 ttxevs8 ttxovs8 null 7dh 0 0000000 disable ttx line 7eh line12 line11 line10 line9 line8 line7 line6 line5 disable ttx line 7fh line20 line19 line18 line17 line16 line15 line14 line13 register function subaddr data byte (1) d7 d6 d5 d4 d3 d2 d1 d0
2003 dec 09 17 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7.12 i 2 c-bus format table 4 i 2 c-bus address; see table 5 table 5 explanation of table 4 notes 1. x is the read/write control bit; x = logic 0 is order to write; x = logic 1 is order to read. 2. if more than 1 byte data is transmitted, then auto-increment of the subaddress is performed. 7.13 slave receiver table 6 subaddress 26h table 7 subaddress 27h s slave address ack subaddress ack data 0 ack -------- data n ack p part description s start condition slave address 1000 100x or 1000 110x; note 1 ack acknowledge, generated by the slave subaddress; note 2 subaddress byte data data byte -------- continued data bytes and acks p stop condition bit symbol description 7 wss7 wide screen signalling bits: enhanced services ?eld. 6 wss6 5 wss5 4 wss4 3 wss3 wide screen signalling bits: aspect ratio ?eld. 2 wss2 1 wss1 0 wss0 bit symbol description 7 wsson 0 = wide screen signalling output is disabled; default state after reset 1 = wide screen signalling output is enabled 6 - this bit is reserved and must be set to logic 0. 5 wss13 wide screen signalling bits: reserved ?eld. 4 wss12 3 wss11 2 wss10 wide screen signalling bits: subtitles ?eld. 1 wss9 0 wss8
2003 dec 09 18 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 8 subaddress 28h table 9 subaddress 29h table 10 subaddress 2ah table 11 subaddress 2bh bit symbol description 7 deccol 0 = disable colour detection bit of rtci input 1 = enable colour detection bit of rtci input; bit rtce must be set to logic 1 (see fig.22) 6 decfis 0 = ?eld sequence as fise in subaddress 61 1 = ?eld sequence as fise bit in rtci input; bit rtce must be set to logic 1 (see fig.22) 5 bs5 starting point of burst in clock cycles 4 bs4 pal: bs[5:0] = 33 (21h); default value after reset ntsc: bs[5:0] = 25 (19h) 3 bs3 2 bs2 1 bs1 0 bs0 bit symbol description 7 - these 2 bits are reserved; each must be set to logic 0. 6 - 5 be5 ending point of burst in clock cycles pal: be[5:0] = 29 (1dh); default value after reset ntsc: be[5:0] = 29 (1dh) 4 be4 3 be3 2 be2 1 be1 0 be0 bit symbol description 7 to 0 cg[07:00] lsb of the byte is encoded immediately after run-in, the msb of the byte has to carry the crcc bit, in accordance with the de?nition of copy generation management system encoding format. bit symbol description 7 to 0 cg[15:08] second byte; the msb of the byte has to carry the crcc bit, in accordance with the de?nition of copy generation management system encoding format.
2003 dec 09 19 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 12 subaddress 2ch table 13 subaddress 2dh table 14 subaddress 38h table 15 subaddress 39h bit symbol description 7 cgen 0 = copy generation data output is disabled; default state after reset 1 = copy generation data output is enabled 6 - these 3 bits are reserved; each must be set to logic 0. 5 - 4 - 3 cg19 remaining bits of copy generation code. 2 cg18 1 cg17 0 cg16 bit symbol description 7 cvbsen1 0 = luminance output signal is switched to y dac; default state after reset 1 = cvbs output signal is switched to y dac 6 cvbsen0 0 = chrominance output signal is switched to c dac; default state after reset 1 = cvbs output signal is switched to c dac 5 cvbstri 0 = dac for cvbs output in 3-state mode (high-impedance) 1 = dac for cvbs output in normal operation mode; default state after reset 4 ytri 0 = dac for y output in 3-state mode (high-impedance) 1 = dac for y output in normal operation mode; default state after reset 3 ctri 0 = dac for c output in 3-state mode (high-impedance) 1 = dac for c output in normal operation mode; default state after reset 2 rtri 0 = dac for red output in 3-state mode (high-impedance) 1 = dac for red output in normal operation mode; default state after reset 1 gtri 0 = dac for green output in 3-state mode (high-impedance) 1 = dac for green output in normal operation mode; default state after reset 0 btri 0 = dac for blue output in 3-state mode (high-impedance) 1 = dac for blue output in normal operation mode; default state after reset bit symbol description 7to5 - these 3 bits are reserved; each must be set to logic 0. 4 to 0 gy[4:0] gain luminance of rgb (c r , y and c b ) output, ranging from (1 - 16 32 )to(1+ 15 32 ). suggested nominal value = - 6 (11010b), depending on external application. bit symbol description 7to5 - these 3 bits are reserved; each must be set to logic 0. 4 to 0 gcd[4:0] gain colour difference of rgb (c r , y and c b ) output, ranging from (1 - 16 32 )to(1+ 15 32 ). suggested nominal value = - 6 (11010b), depending on external application.
2003 dec 09 20 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 16 subaddress 3ah table 17 subaddresses 42h to 44h and 48h to 4ah table 18 subaddresses 45h to 47h and 4bh to 4dh table 19 subaddress 4eh bit symbol description 7 cbenb 0 = data from input ports is encoded; default state after reset 1 = colour bar with ?xed colours is encoded 6 - these 2 bits are reserved; each must be set to a logic 0. 5 - 4 symp 0 = horizontal and vertical trigger is taken from rcv2 and rcv1 respectively; default state after reset 1 = horizontal and vertical trigger is decoded out of itu-r bt.656 compatible data at mpeg port 3 demoff 0 = yc b c r -to-rgb dematrix is active; default state after reset 1=yc b c r -to-rgb dematrix is bypassed 2 csync 0 = cvbs output signal is switched to cvbs dac; default state after reset 1 = advanced composite sync is switched to cvbs dac 1 mp2c 0 = input data is twos complement from mpeg port fader input 1 = input data is straight binary from mpeg port fader input; default state after reset 0 vp2c 0 = input data is twos complement from video port fader input 1 = input data is straight binary from video port fader input; default state after reset address byte description 42h 48h key1lu key1uu key colour 1 lower and upper limits for u, v and y. if mpeg input signal is within the limits of key colour 1 the incoming signals at the video port and mpeg port are added together according to the equation: fade1 video signal + (1 - fade1) mpeg signal default value of all bytes after reset = 80h. 43h 49h key1lv key1uv 44h 4ah key1ly key1uy address byte description 45h 4bh key2lu key2uu key colour 2 lower and upper limits for u, v and y. if mpeg input signal is within the limits of key colour 2 the incoming signals at the video port and mpeg port are added together according to the equation: fade2 video signal + (1 - fade2) lut values default value of all bytes after reset = 80h. 46h 4ch key2lv key2uv 47h 4dh key2ly key2uy bit symbol description 7to6 - these 2 bits are reserved; each must be set to logic 0. 5 to 0 fade1[5:0] these 6 bits form factor fade1 which determines the ratio between the mpeg and video input signal in the resulting video data stream if the key colour 1 is detected in the mpeg input signal. fade1 = 00h: 100% mpeg, 0% video fade1 = 3fh: 100% video, 0% mpeg; this is the default value after reset
2003 dec 09 21 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 20 subaddress 4fh table 21 subaddress 50h table 22 subaddress 51h table 23 subaddress 52h table 24 subaddress 53h bit symbol description 7 cfadem 0 = fader operates in normal mode; default state after reset 1 = the entire video input stream is faded with the colour stored in the lut (subaddresses 51h to 53h) regardless of the mpeg input signal. the colour keys are disabled. 6 cfadev 0 = fader operates in normal mode; default state after reset 1 = the entire mpeg input stream is faded with the colour stored in the lut (subaddresses 51h to 53h) regardless of the video input signal. the colour keys are disabled. 5 to 0 fade2[5:0] these 6 bits form factor fade2 which determines the ratio between the lut colour values (subaddresses 51h to 53h) and the video input signal in the resulting video data stream if the key colour 2 is detected in the mpeg input signal. fade2 = 00h: 100% lut colour, 0% video fade2 = 3fh: 100% video, 0% lut colour; this is the default value after reset bit symbol description 7to6 - these 2 bits are reserved; each must be a logic 0. 5 to 0 fade3[5:0] these 6 bits form factor fade3 which determines the ratio between the mpeg and video input signal in the resulting video data stream if neither the key colour 1 nor the key colour 2 is detected in the mpeg input signal. fade3 = 00h: 100% mpeg, 0% video fade3 = 3fh: 100% video, 0% mpeg; this is the default value after reset bit symbol description 7 to 0 lutu[7:0] lut for the colour values inserted in case of key colour 2 u detection in the mpeg input data stream. lutu[7:0] = 80h; default value after reset bit symbol description 7 to 0 lutv[7:0] lut for the colour values inserted in case of key colour 2 v detection in the mpeg input data stream. lutv[7:0] = 80h; default value after reset bit symbol description 7 to 0 luty[7:0] lut for the colour values inserted in case of key colour 2 y detection in the mpeg input data stream. luty[7:0] = 80h; default value after reset
2003 dec 09 22 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 25 subaddress 54h table 26 subaddress 55h table 27 subaddress 56h table 28 subaddress 57h table 29 subaddress 58h table 30 subaddress 59h bit symbol description 7 vpsen 0 = video programming system data insertion is disabled; default state after reset 1 = video programming system data insertion in line 16 is enabled 6 - this bit is not used and should be set to logic 0. 5 encin 0 = encoder path is fed with mp b input data; fader is bypassed; default state after reset 1 = encoder path is fed with output signal of fader; see section 7.1 4 rgbin 0 = rgb path is fed with mp b input data; fader is bypassed; default state after reset 1 = rgb path is fed with output signal of fader; see section 7.1 3 delin 0 = not supported in current version; do not use 1 = recommended value; default state after reset 2 vpsel 0 = not supported in current version; do not use 1 = recommended value; default state after reset 1 edge2 0 = mp b data is sampled on the rising clock edge; default state after reset 1=mp b data is sampled on the falling clock edge 0 edge1 0 = mp a data is sampled on the rising clock edge; default state after reset 1=mp a data is sampled on the falling clock edge bit symbol description 7 to 0 vps5[7:0] fifth byte of video programming system data in line 16; lsb ?rst. bit symbol description 7 to 0 vps11[7:0] eleventh byte of video programming system data in line 16; lsb ?rst. bit symbol description 7 to 0 vps12[7:0] twelfth byte of video programming system data in line 16; lsb ?rst. bit symbol description 7 to 0 vps13[7:0] thirteenth byte of video programming system data in line 16; lsb ?rst. bit symbol description 7 to 0 vps14[7:0] fourteenth byte of video programming system data in line 16; lsb ?rst.
2003 dec 09 23 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 31 subaddress 5ah table 32 subaddress 5bh table 33 gainu values note 1. all ire values are rounded up. table 34 subaddress 5ch bit symbol description 7 to 0 chps[7:0] phase of encoded colour subcarrier (including burst) relative to horizontal sync; can be adjusted in steps of 360/256 degrees. 0fh = pal-b/g and data from input ports 3ah = pal-b/g and data from look-up table 35h = ntsc-m and data from input ports 57h = ntsc-m and data from look-up table bit symbol description 7 to 0 gainu[7:0] these are the 8 lsbs of the 9-bit code that selects the variable gain for the c b signal; input representation in accordance with itu-r bt.601 ; see table 33. the msb is held in subaddress 5dh; see table 36. conditions (1) encoding white-to-black = 92.5 ire gainu = - 2.17 nominal to +2.16 nominal gainu[8:0] = 0 output subcarrier of u contribution = 0 gainu[8:0] = 118 (76h) output subcarrier of u contribution = nominal white-to-black = 100 ire gainu = - 2.05 nominal to +2.04 nominal gainu[8:0] = 0 output subcarrier of u contribution = 0 gainu[8:0] = 125 (7dh) output subcarrier of u contribution = nominal gainu[8:0] = 106 (6ah) nominal gainu for secam encoding bit symbol description 7 to 0 gainv[7:0] these are the 8 lsbs of the 9-bit code that selects the variable gain for the c r signal; input representation in accordance with itu-r bt.601 ; see table 35. the msb is held in subaddress 5eh; see table 38.
2003 dec 09 24 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 35 gainv values note 1. all ire values are rounded up. table 36 subaddress 5dh table 37 blckl values notes 1. all ire values are rounded up. 2. output black level/ire = blckl 2/6.29 + 28.9. 3. output black level/ire = blckl 2/6.18 + 26.5. table 38 subaddress 5eh conditions (1) encoding white-to-black = 92.5 ire gainv = - 1.55 nominal to +1.55 nominal gainv[8:0] = 0 output subcarrier of v contribution = 0 gainv[8:0] = 165 (a5h) output subcarrier of v contribution = nominal white-to-black = 100 ire gainv = - 1.46 nominal to +1.46 nominal gainv[8:0] = 0 output subcarrier of v contribution = 0 gainv[8:0] = 175 (afh) output subcarrier of v contribution = nominal gainv[8:0] = 129 (81h) nominal gainv for secam encoding bit symbol description 7 gainu8 msb of the 9-bit code that sets the variable gain for the c b signal; see table 32. 6 decoe real-time control: 0 = disable odd/even field control bit from rtci 1 = enable odd/even field control bit from rtci (see fig.22) 5 to 0 blckl[5:0] variable black level; input representation in accordance with itu-r bt.601 ; see table 37 conditions (1) encoding (1) white-to-sync = 140 ire; note 2 recommended value: blckl = 58 (3ah) blckl = 0; note 2 output black level = 29 ire blckl = 63 (3fh); note 2 output black level = 49 ire white-to-sync = 143 ire; note 3 recommended value: blckl = 51 (33h) blckl = 0; note 3 output black level = 27 ire blckl = 63 (3fh); note 3 output black level = 47 ire bit symbol description 7 gainv8 msb of the 9-bit code that sets the variable gain for the c r signal; see table 34. 6 decph real-time control: 0 = disable subcarrier phase reset bit from rtci 1 = enable subcarrier phase reset bit from rtci (see fig.22) 5 to 0 blnnl[5:0] variable blanking level; see table 39
2003 dec 09 25 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 39 blnnl values notes 1. all ire values are rounded up. 2. output black level/ire = blnnl 2/6.29 + 25.4. 3. output black level/ire = blnnl 2/6.18 + 25.9; default after reset: 35h. table 40 subaddress 5fh table 41 selection of cross-colour reduction ?lter conditions (1) encoding (1) white-to-sync = 140 ire; note 2 recommended value: blnnl = 46 (2eh) blnnl = 0; note 2 output blanking level = 25 ire blnnl = 63 (3fh); note 2 output blanking level = 45 ire white-to-sync = 143 ire; note 3 recommended value: blnnl = 53 (35h) blnnl = 0; note 3 output blanking level = 26 ire blnnl = 63 (3fh); note 3 output blanking level = 46 ire bit symbol description 7 ccrs1 these 2 bits select the cross-colour reduction ?lter in luminance; see table 41 and fig.10. 6 ccrs0 5 blnvb5 these 6 bits select the variable blanking level during vertical blanking interval is typically identical to value of blnnl. 4 blnvb4 3 blnvb3 2 blnvb2 1 blnvb1 0 blnvb0 ccrs1 ccrs0 description 0 0 no cross-colour reduction 0 1 cross-colour reduction #1 active 1 0 cross-colour reduction #2 active 1 1 cross-colour reduction #3 active
2003 dec 09 26 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 42 subaddress 61h table 43 subaddress 62h bit symbol description 7 downb 0 = dacs for r, g and b in normal operational mode 1 = dacs for r, g and b forced to lowest output voltage; default state after reset 6 downa 0 = dacs for cvbs, y and c in normal operational mode; default state after reset 1 = dacs for cvbs, y and c forced to lowest output voltage 5 inpi 0 = pal switch phase is nominal; default state after reset 1 = pal switch phase is inverted compared to nominal if rtc is enabled; see table 43 4 ygs 0 = luminance gain for white - black 100 ire; default state after reset 1 = luminance gain for white - black 92.5 ire including 7.5 ire set-up of black 3 secam 0 = no secam encoding; default state after reset 1 = secam encoding activated; bit pal has to be set to logic 0 2 scbw 0 = enlarged bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see figs 8 and 9) 1 = standard bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see figs 8 and 9); default state after reset 1 pal 0 = ntsc encoding (non-alternating v component) 1 = pal encoding (alternating v component); default state after reset 0 fise 0 = 864 total pixel clocks per line; default state after reset 1 = 858 total pixel clocks per line bit symbol description 7 rtce 0 = no real-time control of generated subcarrier frequency; default state after reset 1 = real-time control of generated subcarrier frequency through saa7151b or saa7111; for timing see fig.22 6 to 0 bsta[6:0] amplitude of colour burst; input representation in accordance with itu-r bt.601 ; see table 44
2003 dec 09 27 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 44 bsta values note 1. all ire values are rounded up. table 45 subaddresses 63h to 66h note 1. examples: a) ntsc-m: f sc = 227.5, f llc = 1716 ? fsc = 569408543 (21f07c1fh). b) pal-b/g: f sc = 283.7516, f llc = 1728 ? fsc = 705268427 (2a098acbh). c) secam: f sc = 274.304, f llc = 1728 ? fsc = 681786290 (28a33bb2h). table 46 subaddress 67h conditions (1) encoding white-to-black = 92.5 ire; burst = 40 ire; ntsc encoding recommended value: bsta = 63 (3fh) bsta = 0 to 2.02 nominal white-to-black = 92.5 ire; burst = 40 ire; pal encoding recommended value: bsta = 45 (2dh) bsta = 0 to 2.82 nominal white-to-black = 100 ire; burst = 43 ire; ntsc encoding recommended value: bsta = 67 (43h) bsta = 0 to 1.90 nominal white-to-black = 100 ire; burst = 43 ire; pal encoding recommended value: bsta = 47 (2fh); default value after reset bsta = 0 to 3.02 nominal ?xed burst amplitude with secam encoding address byte description 63h fsc[07:00] these 4 bytes are used to program the subcarrier frequency. fsc[31:24] is the most signi?cant byte, fsc[07:00] is the least signi?cant byte. 64h fsc[15:08] f sc = subcarrier frequency (in multiples of line frequency) f llc = clock frequency (in multiples of line frequency) 65h fsc[23:16] note 1 66h fsc[31:24] bit symbol description 7 to 0 l21o[07:00] first byte of captioning data, odd ?eld. lsb of the byte is encoded immediately after run-in and framing code, the msb of the byte has to carry the parity bit, in accordance with the de?nition of line 21 encoding format. fsc round f sc f llc ------ 2 32 ? ?? ; =
2003 dec 09 28 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 47 subaddress 68h table 48 subaddress 69h table 49 subaddress 6ah bit symbol description 7 to 0 l21o[17:10] second byte of captioning data, odd ?eld. the msb of the byte has to carry the parity bit, in accordance with the de?nition of line 21 encoding format. bit symbol description 7 to 0 l21e[07:00] first byte of extended data, even ?eld. lsb of the byte is encoded immediately after run-in and framing code, the msb of the byte has to carry the parity bit, in accordance with the de?nition of line 21 encoding format. bit symbol description 7 to 0 l21e[17:10] second byte of extended data, even ?eld. the msb of the byte has to carry the parity bit, in accordance with the de?nition of line 21 encoding format.
2003 dec 09 29 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 50 subaddress 6bh table 51 selection of the signal type on pin rcv1 bit symbol description 7 srcv11 these 2 bits de?ne signal type on pin rcv1; see table 51 6 srcv10 5 trcv2 0 = horizontal synchronization is taken from rcv1 port (at bit symp = low) or from decoded frame sync of itu-r bt.656 input (at bit symp = high); default state after reset 1 = horizontal synchronization is taken from rcv2 port (at bit symp = low) 4 orcv1 0 = pin rcv1 is switched to input; default state after reset 1 = pin rcv1 is switched to output 3 prcv1 0 = polarity of rcv1 as output is active high, rising edge is taken when input; default state after reset 1 = polarity of rcv1 as output is active low, falling edge is taken when input 2 cblf when cblf = 0. if orcv2 = 1, pin rcv2 provides an href signal (horizontal reference pulse that is de?ned by rcv2s and rcv2e, also during vertical blanking interval); default state after reset. if orcv2 = 0 and bit symp = 0, signal input to rcv2 is used for horizontal synchronization only (if trcv2 = 1); default state after reset. when cblf = 1. if orcv2 = 1, pin rcv2 provides a composite-blanking-not signal, for example a reference pulse that is de?ned by rcv2s and rcv2e, excluding vertical blanking interval, which is de?ned by fal and lal. if orcv2 = 0 and bit symp = 0, signal input to rcv2 is used for horizontal synchronization (if trcv2 = 1) and as an internal blanking signal. 1 orcv2 0 = pin rcv2 is switched to input; default state after reset 1 = pin rcv2 is switched to output 0 prcv2 0 = polarity of rcv2 as output is active high, rising edge is taken when input, respectively; default state after reset 1 = polarity of rcv2 as output is active low, falling edge is taken when input, respectively srcv11 srcv10 rcv1 function 0 0 vs vertical sync each ?eld; default state after reset 0 1 fs frame sync (odd/even) 1 0 fseq field sequence, vertical sync every fourth ?eld (pal = 0), eighth ?eld (pal = 1) or twelfth ?eld (secam = 1) 11 - not applicable
2003 dec 09 30 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 52 subaddress 6ch table 53 subaddress 6dh table 54 subaddress 6eh table 55 selection of phase reset mode bit symbol description 7 to 0 htrig[7:0] these are the 8 lsbs of the 11-bit code that sets the horizontal trigger phase related to the signal on rcv1 or rcv2 input. the 3 msbs are held in subaddress 6dh; see table 53. values above 1715 (fise = 1) or 1727 (fise = 0) are not allowed. increasing htrig[10:0] decreases delays of all internally generated timing signals. reference mark: analog output horizontal sync (leading slope) coincides with active edge of rcv used for triggering at htrig[10:0] = 4fh (79). bit symbol description 7 htrig10 these are the 3 msbs of the horizontal trigger phase code; see table 52. 6 htrig9 5 htrig8 4 vtrig4 sets the vertical trigger phase related to signal on rcv1 input. increasing vtrig decreases delays of all internally generated timing signals, measured in half lines; variation range of vtrig[4:0] = 0 to 31 (1fh). 3 vtrig3 2 vtrig2 1 vtrig1 0 vtrig0 bit symbol description 7 sblbn 0 = vertical blanking is de?ned by programming of fal and lal; default state after reset 1 = vertical blanking is forced in accordance with itu-r bt.624 (50 hz) or rs170a (60 hz) 6 blckon 0 = encoder in normal operation mode 1 = output signal is forced to blanking level; default state after reset 5 phres1 these 2 bits select the phase reset mode of the colour subcarrier generator; see table 55. 4 phres0 3 ldel1 these 2 bits select the delay on luminance path with reference to chrominance path; see table 56. 2 ldel0 1 flc1 these 2 bits select ?eld length control; see table 57. 0 flc0 phres1 phres0 description 0 0 no reset or reset via rtci from saa7111 if bit rtce = 1; default value after reset 0 1 reset every two lines or secam speci?c if bit secam = 1 1 0 reset every eight ?elds 1 1 reset every four ?elds
2003 dec 09 31 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 56 selection of luminance path delay table 57 selection of ?eld length control table 58 subaddress 6fh table 59 selection of line 21 encoding table 60 subaddress 70h ldel1 ldel0 luminance path delay 0 0 no luminance delay; default value after reset 0 1 1 llc luminance delay 1 0 2 llc luminance delay 1 1 3 llc luminance delay flc1 flc0 description 0 0 interlaced 312.5 lines/?eld at 50 hz, 262.5 lines/?eld at 60 hz; default value after reset 0 1 non-interlaced 312 lines/?eld at 50 hz, 262 lines/?eld at 60 hz 1 0 non-interlaced 313 lines/?eld at 50 hz, 263 lines/?eld at 60 hz 1 1 non-interlaced 313 lines/?eld at 50 hz, 263 lines/?eld at 60 hz bit symbol description 7 ccen1 these 2 bits enable individual line 21 encoding; see table 59. 6 ccen0 5 ttxen 0 = disables teletext insertion; default state after reset 1 = enables teletext insertion 4 sccln4 these 5 bits select the actual line where closed caption or extended data are encoded. 3 sccln3 line = (sccln[4:0] + 4) for m-systems line = (sccln[4:0] + 1) for other systems 2 sccln2 1 sccln1 0 sccln0 ccen1 ccen0 line 21 encoding 0 0 line 21 encoding off; default value after reset 0 1 enables encoding in ?eld 1 (odd) 1 0 enables encoding in ?eld 2 (even) 1 1 enables encoding in both ?elds bit symbol description 7 to 0 rcv2s[7:0] these are the 8 lsbs of the 11-bit code that determines the start of the output signal on the rcv2 pin; the 3 msbs of the 11-bit code are held at subaddress 72h; see table 62. values above 1715 (fise = 1) or 1727 (fise = 0) are not allowed. leading sync slope at cvbs output coincides with leading slope of rcv2 out at rcv2s = 49h.
2003 dec 09 32 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 61 subaddress 71h table 62 subaddress 72h table 63 subaddress 73h table 64 subaddress 74h table 65 subaddress 75h bit symbol description 7 to 0 rcv2e[7:0] these are the 8 lsbs of the 11-bit code that determines the end of the output signal on the rcv2 pin; the 3 msbs of the 11-bit code are held at subaddress 72h; see table 62. values above 1715 (fise = 1) or 1727 (fise = 0) are not allowed. leading sync slope at cvbs output coincides with trailing slope of rcv2 out at rcv2e = 49h. bit symbol description 7 - this bit is reserved and must be set to a logic 0. 6 rcv2e10 these are the 3 msbs of end of output signal code; see table 61. 5 rcv2e9 4 rcv2e8 3 - this bit is reserved and must be set to a logic 0. 2 rcv2s10 these are the 3 msbs of start of output signal code; see table 60. 1 rcv2s9 0 rcv2s8 bit symbol description 7 to 0 ttxhs[7:0] start of signal on pin ttxrq; see fig.23. pal: ttxhs[7:0] = 42h ntsc: ttxhs[7:0] = 54h bit symbol description 7 to 0 ttxhd[7:0] indicates the delay in clock cycles between rising edge of ttxrq output and valid data at pin ttx. minimum value: ttxhd[7:0] = 2 bit symbol description 7 csynca4 advanced composite sync against rgb output from 0 to 31 llc clock periods. 6 csynca3 5 csynca2 4 csynca1 3 csynca0 2 vs_s2 vertical sync shift between rcv1 and rcv2 (switched to output); in master mode it is possible to shift hsync (rcv2; cblf = 0) against vsync (rcv1; srcv1 = 00). 1 vs_s1 standard value: vs_s[2:0] = 3 0 vs_s0
2003 dec 09 33 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 66 subaddress 76h table 67 subaddress 77h table 68 subaddress 78h table 69 subaddress 79h table 70 subaddress 7ah bit symbol description remarks 7 to 0 ttxovs[7:0] these are the 8 lsbs of the 9-bit code that determines the ?rst line of occurrence of signal on pin ttxrq in odd ?eld. the msb is held in subaddress 7ch; see table 72. pal: ttxovs = 05h; ntsc: ttxovs = 06h line = (ttxovs[8:0] + 4) for m-systems line = (ttxovs[8:0] + 1) for other systems bit symbol description remarks 7 to 0 ttxove[7:0] these are the 8 lsbs of the 9-bit code that determines the last line of occurrence of signal on pin ttxrq in odd ?eld. the msb is held in subaddress 7ch; see table 72. pal: ttxove = 16h; ntsc: ttxove = 10h last line = (ttxove[8:0] + 3) for m-systems last line = ttxove[8:0] for other systems bit symbol description remarks 7 to 0 ttxevs[7:0] these are the 8 lsbs of the 9-bit code that determines the ?rst line of occurrence of signal on pin ttxrq in even ?eld. the msb is held in subaddress 7ch; see table 72. pal: ttxevs = 04h; ntsc: ttxevs = 05h first line = (ttxevs[8:0] + 4) for m-systems first line = (ttxevs[8:0] + 1) for other systems bit symbol description remarks 7 to 0 ttxeve[7:0] these are the 8 lsbs of the 9-bit code that determines the last line of occurrence of signal on pin ttxrq in even ?eld. the msb is held in subaddress 7ch; see table 72. pal: ttxeve = 16h; ntsc: ttxeve = 10h last line = (ttxeve[8:0] + 3) for m-systems last line = ttxeve[8:0] for other systems bit symbol description 7 to 0 fal[7:0] these are the 8 lsbs of the 9-bit code that determines the ?rst active line. the msb is held in subaddress 7ch; see table 72. fal[8:0] = 0 coincides with the ?rst ?eld synchronization pulse. first active line = (fal[8:0] + 4) for m-systems first active line = (fal[8:0] + 1) for other systems
2003 dec 09 34 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah table 71 subaddress 7bh table 72 subaddress 7ch table 73 subaddress 7eh table 74 subaddress 7fh bit symbol description 7 to 0 lal[7:0] these are the 8 lsbs of the 9-bit code that determines the last active line. the msb is held in subaddress 7ch; see table 72. lal[8:0] = 0 coincides with the ?rst ?eld synchronization pulse. last active line = (lal[8:0] + 3) for m-systems last active line = lal[8:0] for other systems bit symbol description 7 ttx60 0 = enables nabts (fise = 1) or european teletext (fise = 0); default state after reset 1 = enables world standard teletext 60 hz (fise = 1) 6 lal8 msb of the last active line code; see table 71. 5 ttxo 0 = new teletext protocol selected: at each rising edge of ttxrq a single teletext bit is requested (see fig.23); default state after reset 1 = old teletext protocol selected: the encoder provides a window of ttxrq going high; the length of the window depends on the chosen teletext standard (see fig.23) 4 fal8 msb of the ?rst active line code; see table 70. 3 ttxeve8 msb of the 9-bit code that selects the last line of occurrence of signal on pin ttxrq in even ?eld; see table 69. 2 ttxove8 msb of the 9-bit code that selects the last line of occurrence of signal on pin ttxrq in odd ?eld; see table 67. 1 ttxevs8 msb of the 9-bit code that selects the ?rst line of occurrence of signal on pin ttxrq in even ?eld; see table 68. 0 ttxovs8 msb of the 9-bit code that selects the ?rst line of occurrence of signal on pin ttxrq in odd ?eld; see table 66. bit symbol description 7 to 0 line[12:5] individual lines in both ?elds (pal counting) can be disabled for insertion of teletext by the respective line bits. disabled line = linenn (50 hz ?eld rate). this bit mask is effective only, if the lines are enabled by ttxovs/ttxove and ttxevs/ttxeve. bit symbol description 7 to 0 line[20:13] individual lines in both ?elds (pal counting) can be disabled for insertion of teletext by the respective line bits. disabled line = linenn (50 hz ?eld rate). this bit mask is effective only, if the lines are enabled by ttxovs/ttxove and ttxevs/ttxeve.
2003 dec 09 35 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 7.14 slave transmitter the slave transmitter slave address is 89h. table 75 subaddress 00h bit symbol description 7 ver2 these 3 bits form the version identi?cation number of the device: it will be changed with all versions of the ic that have different programming models; current version is 000 binary. 6 ver1 5 ver0 4 ccrdo 1 = closed caption bytes of the odd ?eld have been encoded 0 = the bit is reset after information has been written to the subaddresses 67h and 68h; it is set immediately after the data has been encoded 3 ccrde 1 = closed caption bytes of the even ?eld have been encoded 0 = the bit is reset after information has been written to the subaddresses 69h and 6ah; it is set immediately after the data has been encoded 2 - not used; set to logic 0 1 fseq 1 = during ?rst ?eld of a sequence (repetition rate: ntsc = 4 ?elds, pal = 8 ?elds, secam = 12 ?elds) 0 = not ?rst ?eld of a sequence 0 o_e 1 = during even ?eld 0 = during odd ?eld
2003 dec 09 36 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah handbook, full pagewidth 6 8 10 12 14 6 0 024 mbe737 - 6 - 12 - 18 - 30 - 24 - 36 - 42 - 54 - 48 f (mhz) g v (db) (1) (2) fig.8 chrominance transfer characteristic 1. (1) scbw = 1. (2) scbw = 0. handbook, halfpage 0 0.4 0.8 1.6 2 0 - 4 - 6 - 2 mbe735 1.2 f (mhz) g v (db) (1) (2) fig.9 chrominance transfer characteristic 2. (1) scbw = 1. (2) scbw = 0.
2003 dec 09 37 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah handbook, full pagewidth 6 (1) (2) (4) (3) 8101214 6 0 024 mgd672 - 6 - 12 - 18 - 30 - 24 - 36 - 42 - 54 - 48 f (mhz) g v (db) fig.10 luminance transfer characteristic 1. (1) ccrs1 = 0; ccrs0 = 1. (2) ccrs1 = 1; ccrs0 = 0. (3) ccrs1 = 1; ccrs0 = 1. (4) ccrs1 = 0; ccrs0 = 0. handbook, halfpage 02 (1) 6 1 0 - 1 - 2 - 3 - 4 - 5 mbe736 4 f (mhz) g v (db) fig.11 luminance transfer characteristic 2. (1) ccrs1 = 0; ccrs0 = 0.
2003 dec 09 38 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah handbook, full pagewidth 6 8 10 12 14 6 0 024 mgb708 - 6 - 12 - 18 - 30 - 24 - 36 - 42 - 54 - 48 f (mhz) g v (db) fig.12 luminance transfer characteristic in rgb. handbook, full pagewidth 6 8 10 12 14 6 0 024 mgb706 - 6 - 12 - 18 - 30 - 24 - 36 - 42 - 54 - 48 f (mhz) g v (db) fig.13 colour difference transfer characteristic in rgb.
2003 dec 09 39 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah fig.14 gain of secam pre-emphasis. handbook, full pagewidth 0.6 10 0 0 0.2 0.4 1.4 1.6 0.8 1 1.2 mgb705 2 4 6 8 g v (db) f (mhz) fig.15 phase of secam pre-emphasis. handbook, full pagewidth 0.6 30 0 0 0.2 0.4 1.4 1.6 0.8 1 1.2 mgb704 20 10 j (deg) f (mhz)
2003 dec 09 40 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah fig.16 gain of secam anti-cloche. handbook, full pagewidth 0.6 20 0 0 0.2 0.4 1.4 1.6 0.8 1 1.2 mgb703 4 8 12 16 g v (db) f (mhz) fig.17 phase of secam anti-cloche. handbook, full pagewidth 0.6 80 0 0 0.2 0.4 1.4 1.6 0.8 1 1.2 mgb702 20 40 60 j (deg) f (mhz)
2003 dec 09 41 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah handbook, full pagewidth mhb579 cvbs output rcv2 input mp input 82 lcc 79 lcc htrig = 0 prcv2 = 0. trcv2 = 1. orcv2 = 0. fig.18 sync and video input timing. handbook, full pagewidth mhb580 cvbs output rcv2 output 73 lcc rcv2s = 0. prcv2 = 0. orcv2 = 1. fig.19 sync and video output timing.
2003 dec 09 42 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 8 limiting values in accordance with the absolute maximum rating system (iec 60134); all ground pins connected together and grounded (0 v); all supply pins connected together. notes 1. condition for maximum voltage at digital inputs or i/o pins: 3.0 v < v ddd < 3.6 v. 2. class 2 according to eia/jesd22-114-b. 3. class b according to eia/jesd22-115-a. symbol parameter conditions min. max. unit v ddd digital supply voltage - 0.5 +4.6 v v dda analog supply voltage - 0.5 +4.6 v v i(a) input voltage at analog inputs - 0.5 +4.6 v v i(n) input voltage at pins xtali, sda and scl - 0.5 v ddd + 0.5 v v i(d) input voltage at digital inputs or i/o pins outputs in 3-state - 0.5 +4.6 v outputs in 3-state; note 1 - 0.5 +5.5 v d v ss voltage difference between v ssa(n) and v ssd(n) - 100 mv t stg storage temperature - 65 +150 c t amb ambient temperature 0 70 c v esd electrostatic discharge voltage human body model; note 2 2000 4000 v machine model; note 3 200 400 v
2003 dec 09 43 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 9 characteristics v ddd = 3.0 to 3.6 v; t amb = 0 to 70 c; unless otherwise speci?ed. symbol parameter conditions min. typ. max. unit supply v dda analog supply voltage 3.15 - 3.45 v v ddd digital supply voltage 3.0 - 3.6 v i dda analog supply current note 1 - 180 190 ma i ddd digital supply current v ddd = 3.3 v; note 1 - 40 55 ma inputs: llc1, rcv1, rcv2, mp7 to mp0, rtci, sa, reset and ttx v il low-level input voltage - 0.5 - +0.8 v v ih high-level input voltage 2.0 - v ddd + 0.3 v i li input leakage current -- 1 m a c i input capacitance clocks -- 10 pf data -- 8pf i/os at high-impedance -- 8pf outputs: rcv1, rcv2 and ttxrq v ol low-level output voltage i ol =2ma -- 0.4 v v oh high-level output voltage i oh = - 2 ma 2.4 -- v i 2 c-bus: sda and scl v il low-level input voltage - 0.5 - +0.3v dd(i2c) v v ih high-level input voltage 0.7v dd(i2c) - v dd(i2c) + 0.3 v i i input current v i = low or high - 10 - +10 m a v ol low-level output voltage (pin sda) i ol =3ma -- 0.4 v i o output current during acknowledge 3 -- ma clock timing: llc1 and xclk t llc1 cycle time note 2 34 - 41 ns d duty factor t high /t llc1 llc1 input 40 - 60 % d duty factor t high /t xclk xclk output typical 50% 40 - 60 % t r rise time note 2 -- 5ns t f fall time note 2 -- 6ns input timing: rcv1, rcv2, mp7 to mp0, rtci, sa and ttx t su;dat input data set-up time 6 -- ns t hd;dat input data hold time 3 -- ns
2003 dec 09 44 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah notes 1. at maximum supply voltage with highly active input signals. 2. the data is for both input and output direction. 3. if an internal oscillator is used, crystal deviation of nominal frequency is directly proportional to the deviation of subcarrier frequency and line/field frequency. 4. referring to peak-to-peak analog voltages resulting from identical peak-to-peak digital codes. crystal oscillator f n nominal frequency (usually 27 mhz) 3rd harmonic -- 30 mhz d f/f n permissible deviation of nominal frequency note 3 - 50 10 - 6 - +50 10 - 6 c rystal specification t amb ambient temperature 0 - 70 c c l load capacitance 8 -- pf r s series resistance -- 80 w c mot motional capacitance (typical) 1.2 1.5 1.8 ff c par parallel capacitance (typical) 2.8 3.5 4.2 pf data and reference signal output timing c l output load capacitance 7.5 - 40 pf t h output hold time 4 -- ns t d output delay time -- 18 ns outputs: c, vbs, cvbs and rgb v ocvbs(p-p) output voltage cvbs (peak-to-peak value) see table 76 - 1.23 - v v ovbs(p-p) output voltage vbs (s-video) (peak-to-peak value) see table 76 - 1 - v v oc(p-p) output voltage c (s-video) (peak-to-peak value) see table 76 - 0.89 - v v or,g,b(p-p) output voltage r, g, b (peak-to-peak value) see table 76 - 0.7 - v d v inequality of output signal voltages note 4 -- 2% r l output load resistance - 37.5 -w b output signal bandwidth of dacs - 3db 10 -- mhz le lf(i) low frequency integral linearity error of dacs -- 3 lsb le lf(d) low frequency differential linearity error of dacs -- 1 lsb t d(pipe)(mp) total pipeline delay from mp port 27 mhz -- 82 llc symbol parameter conditions min. typ. max. unit
2003 dec 09 45 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah handbook, full pagewidth mhb581 mp input data output data llc1 2.0 v 0.8 v t h t d t high t llc1 t su; dat t hd; dat t su; dat t hd; dat t r t f mp pos not valid 2.6 v 1.5 v 0.6 v mp neg mp pos not valid 2.4 v 0.6 v valid not valid valid fig.20 clock data timing. the data demultiplexing phase is coupled to the internal horizontal phase. the phase of the rcv2 signal is programmed to 262 for 50 hz and to 234 for 60 hz in this example in output mode (rcv2s). handbook, full pagewidth mp(n) llc c b (0) y(0) c r (0) y(1) c b (2) rcv2 mgb699 fig.21 functional timing.
2003 dec 09 46 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 9.1 explanation of rtci data bits 1. the hpll increment is not evaluated by the SAA7128AH; saa7129ah. 2. the SAA7128AH; saa7129ah generates the subcarrier frequency from the fscpll increment if enabled (see item 7.). 3. the pal bit indicates the line with inverted (r - y) component of colour difference signal. 4. if the reset bit is enabled (rtce = 1; decph = 1; phres = 00), the phase of the subcarrier is reset in each line whenever the reset bit of rtci input is set to logic 1. 5. if the fise bit is enabled (rtce = 1; decfis = 1), the SAA7128AH; saa7129ah takes this bit instead of the fise bit in subaddress 61h. 6. if the odd/even bit is enabled (rtce = 1; decoe = 1), the SAA7128AH; saa7129ah ignores its internally generated odd/even flag and takes the odd/even bit from rtci input. 7. if the colour detection bit is enabled (rtce = 1; deccol = 1) and no colour was detected (colour detection bit = 0), the subcarrier frequency is generated by the SAA7128AH; saa7129ah. in the other case (colour detection bit = 1) the subcarrier frequency is evaluated out of fscpll increment. if the colour detection bit is disabled (rtce = 1; deccol = 0), the subcarrier frequency is evaluated out of fscpll increment, independent of the colour detection bit of rtci input. handbook, full pagewidth 128 13 14 19 67 64 69 72 74 68 01 0 0 22 rtci hpll increment (1) fscpll increment (2) high-to-low transition count start 4 bits reserved valid sample invalid sample not used in SAA7128AH/29ah 3 bits reserved 8/llc mhb980 low time slot: (3) (4) (6) (7) (8) (5) fig.22 rtci timing. (1) saa7111/12 provides 14 to 0 bits, resulting in 2 reserved bits before fscpll increment. (2) saa7151 provides 21 to 0 bits only, resulting in 5 reserved bits before sequence bit. (3) sequence bit: pal: 0 = (r - y) line normal, 1 = (r - y) line inverted; ntsc: 0 = no change. (4) reset bit: only from saa7111 and saa7112 decoder. (5) fise bit: 0 = 50 hz, 1 = 60 hz. (6) odd/even bit: odd_even from external. (7) colour detection: 0 = no colour detected, 1 = colour detected. (8) reserved bits: 229 with 50 hz systems, 226 with 60 hz systems.
2003 dec 09 47 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 9.2 teletext timing time t fd is the time needed to interpolate input data ttx and insert it into the cvbs and vbs output signal, such that it appears at t ttx = 9.78 m s (pal) or t ttx = 10.5 m s (ntsc) after the leading edge of the horizontal synchronization pulse. time t pd is the pipeline delay time introduced by the source that is gated by ttxrq in order to deliver ttx data. this delay is programmable by register ttxhd. for every active high state at output pin ttxrq, a new teletext bit must be provided by the source (new protocol) or a window of ttxrq going high is provided and the number of teletext bits, depending on the chosen teletext standard, is requested at input pin ttx (old protocol). since the beginning of the pulses representing the ttxrq signal and the delay between the rising edge of ttxrq and valid teletext input data are fully programmable (ttxhs and ttxhd), the ttx data is always inserted at the correct position after the leading edge of outgoing horizontal synchronization pulse. time t i(ttxw) is the internally used insertion window for ttx data; it has a constant length that allows insertion of 360 teletext bits at a text data rate of 6.9375 mbits/s (pal), 296 teletext bits at a text data rate of 5.7272 mbits/s (wst) or 288 teletext bits at a text data rate of 5.7272 mbits/s (nabts). the insertion window is not opened if the control bit ttxen is logic 0. using appropriate programming, all suitable lines of the odd field (ttxovs and ttxove) plus all suitable lines of the even field (ttxevs and ttxeve) can be used for teletext insertion. fig.23 teletext timing. handbook, full pagewidth t i(ttxw) t ttx t pd t fd cvbs/y ttx ttxrq (new) ttxrq (old) text bit #: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 mhb504
2003 dec 09 48 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 10 application information handbook, full pagewidth cvbs 30 agnd use one capacitor for each v ddd + 3.3 v digital dgnd dgnd dgnd 1 nf 10 pf 10 pf 27 mhz xtali 35 34 xtalo 6, 17, 39 5, 18, 38 v ddd1 to v ddd3 v ssd1 to v ssd3 10 m h 0.1 m f use one capacitor for each v dda + 3.3 v analog agnd 25, 28, 36 v dda1 to v dda3 0.1 m f agnd u cvbs blue 29 agnd agnd u b vbs 27 agnd digital inputs and outputs SAA7128AH saa7129ah agnd u vbs green 26 agnd agnd u g c 24 agnd agnd u c 75 w 12 w 12 w 1 k w 75 w 75 w 75 w 75 w 75 w 75 w 75 w 75 w 75 w 75 w 75 w red dump2 mhb982 23 22 v ssa 33 rset 31 v dda1 v dda2 28 dump1 32 25 agnd agnd agnd agnd agnd agnd u r fig.24 application circuit.
2003 dec 09 49 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 10.1 digital output signals the digital output signals in front of the dacs under nominal conditions occupy different conversion ranges, as indicated in table 76 for a 100 100 colour bar signal. values for the external series resistors result in a 75 w load. table 76 digital output signals conversion range conversion range (peak-to-peak) cvbs sync-tip to peak-carrier (digits) y (vbs) sync-tip to white (digits) rgb (y) black to white at gdy = gdc = - 6 (digits) 1016 881 712
2003 dec 09 50 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 11 package outline unit a 1 a 2 a 3 b p ce (1) eh e ll p z y w v q references outline version european projection issue date iec jedec jeita mm 0.25 0.05 1.85 1.65 0.25 0.4 0.2 0.25 0.14 10.1 9.9 0.8 1.3 12.9 12.3 1.2 0.8 10 0 o o 0.15 0.1 0.15 dimensions (mm are the original dimensions) note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.95 0.55 sot307-2 97-08-01 03-02-25 d (1) (1) (1) 10.1 9.9 h d 12.9 12.3 e z 1.2 0.8 d e e b 11 c e h d z d a z e e v m a x 1 44 34 33 23 22 12 y q a 1 a l p detail x l (a ) 3 a 2 pin 1 index d h v m b b p b p w m w m 0 2.5 5 mm scale qfp44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm sot307-2 a max. 2.1
2003 dec 09 51 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 12 soldering 12.1 introduction to soldering surface mount packages this text gives a very brief insight to a complex technology. a more in-depth account of soldering ics can be found in our data handbook ic26; integrated circuit packages (document order number 9398 652 90011). there is no soldering method that is ideal for all surface mount ic packages. wave soldering can still be used for certain surface mount ics, but it is not suitable for fine pitch smds. in these situations reflow soldering is recommended. 12.2 re?ow soldering reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing. several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. typical reflow peak temperatures range from 215 to 270 c depending on solder paste material. the top-surface temperature of the packages should preferably be kept: below 225 c (snpb process) or below 245 c (pb-free process) C for all bga, htsson-t and ssop-t packages C for packages with a thickness 2.5 mm C for packages with a thickness < 2.5 mm and a volume 3 350 mm 3 so called thick/large packages. below 240 c (snpb process) or below 260 c (pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm 3 so called small/thin packages. moisture sensitivity precautions, as indicated on packing, must be respected at all times. 12.3 wave soldering conventional single wave soldering is not recommended for surface mount devices (smds) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. to overcome these problems the double-wave soldering method was specifically developed. if wave soldering is used the following conditions must be observed for optimal results: use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave. for packages with leads on two sides and a pitch (e): C larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board; C smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. the footprint must incorporate solder thieves at the downstream end. for packages with leads on four sides, the footprint must be placed at a 45 angle to the transport direction of the printed-circuit board. the footprint must incorporate solder thieves downstream and at the side corners. during placement and before soldering, the package must be fixed with a droplet of adhesive. the adhesive can be applied by screen printing, pin transfer or syringe dispensing. the package can be soldered after the adhesive is cured. typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 c or 265 c, depending on solder material applied, snpb or pb-free respectively. a mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. 12.4 manual soldering fix the component by first soldering two diagonally-opposite end leads. use a low voltage (24 v or less) soldering iron applied to the flat part of the lead. contact time must be limited to 10 seconds at up to 300 c. when using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 c.
2003 dec 09 52 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 12.5 suitability of surface mount ic packages for wave and re?ow soldering methods notes 1. for more detailed information on the bga packages refer to the (lf)bga application note (an01026); order a copy from your philips semiconductors sales office. 2. all surface mount (smd) packages are moisture sensitive. depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). for details, refer to the drypack information in the data handbook ic26; integrated circuit packages; section: packing methods . 3. these transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 c 10 c measured in the atmosphere of the reflow oven. the package body peak temperature must be kept as low as possible. 4. these packages are not suitable for wave soldering. on versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. on versions with the heatsink on the top side, the solder might be deposited on the heatsink surface. 5. if wave soldering is considered, then the package must be placed at a 45 angle to the solder wave direction. the package footprint must incorporate solder thieves downstream and at the side corners. 6. wave soldering is suitable for lqfp, tqfp and qfp packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm. 7. wave soldering is suitable for ssop, tssop, vso and vssop packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 8. image sensor packages in principle should not be soldered. they are mounted in sockets or delivered pre-mounted on flex foil. however, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. the appropriate soldering profile can be provided on request. 9. hot bar or manual soldering is suitable for pmfp packages. package (1) soldering method wave reflow (2) bga, htsson..t (3) , lbga, lfbga, sqfp, ssop..t (3) , tfbga, uson, vfbga not suitable suitable dhvqfn, hbcc, hbga, hlqfp, hso, hsop, hsqfp, hsson, htqfp, htssop, hvqfn, hvson, sms not suitable (4) suitable plcc (5) , so, soj suitable suitable lqfp, qfp, tqfp not recommended (5)(6) suitable ssop, tssop, vso, vssop not recommended (7) suitable cwqccn..l (8) , pmfp (9) , wqccn..l (8) not suitable not suitable
2003 dec 09 53 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 13 revision history 14 data sheet status notes 1. please consult the most recently issued data sheet before initiating or completing a design. 2. the product status of the device(s) described in this data sheet may have changed since this data sheet was published. the latest information is available on the internet at url http://www.semiconductors.philips.com. 3. for data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. rev date cpcn description 03 20031209 - product speci?cation modi?cation: chapter 7; list of product types saa7111, saa7711a, saa7112 and saa7151b replaced by saa711x family chapter 8 added chapter 12; text for lead-free added and packages ssop-t, dhvqfn, vssop and pmfp added 02 20021015 - product speci?cation (9397 750 09728) modi?cation: chapter 10; value of capacitor in the application circuit changed to 1 nf 01 20020221 - product speci?cation (9397 750 09177) level data sheet status (1) product status (2)(3) definition i objective data development this data sheet contains data from the objective speci?cation for product development. philips semiconductors reserves the right to change the speci?cation in any manner without notice. ii preliminary data quali?cation this data sheet contains data from the preliminary speci?cation. supplementary data will be published at a later date. philips semiconductors reserves the right to change the speci?cation without notice, in order to improve the design and supply the best possible product. iii product data production this data sheet contains data from the product speci?cation. philips semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. relevant changes will be communicated via a customer product/process change noti?cation (cpcn).
2003 dec 09 54 philips semiconductors product speci?cation digital video encoder SAA7128AH; saa7129ah 15 definitions short-form specification ? the data in a short-form specification is extracted from a full data sheet with the same type number and title. for detailed information see the relevant data sheet or data handbook. limiting values definition ? limiting values given are in accordance with the absolute maximum rating system (iec 60134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the specification is not implied. exposure to limiting values for extended periods may affect device reliability. application information ? applications that are described herein for any of these products are for illustrative purposes only. philips semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. 16 disclaimers life support applications ? these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips semiconductors for any damages resulting from such application. right to make changes ? philips semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. when the product is in full production (status production), relevant changes will be communicated via a customer product/process change notification (cpcn). philips semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 17 purchase of philips i 2 c components purchase of philips i 2 c components conveys a license under the philips i 2 c patent to use the components in the i 2 c system provided the system conforms to the i 2 c specification defined by philips. this specification can be ordered using the code 9398 393 40011.
? koninklijke philips electronics n.v. 2003 sca75 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owne r. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not con vey nor imply any license under patent- or other industrial or intellectual property rights. philips semiconductors C a worldwide company contact information for additional information please visit http://www.semiconductors.philips.com . fax: +31 40 27 24825 for sales of?ces addresses send e-mail to: sales.addresses@www.semiconductors.philips.com . printed in the netherlands r21/04/pp 55 date of release: 2003 dec 09 document order number: 9397 750 12116

▲Up To Search▲

Price & Availability of SAA7128AH

	To Download SAA7128AH Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .